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ABSTRACT
Theoretical part of this master’s thesis contains brief theoretical basement for a de-
signer of an A/D Converter in CMOS technology and overview of the architec-
tures of the A/D Converters used in automotive industry. Choice of an architecture
of the A/D Converter for this specific application was a crucial task of the semes-
tral thesis and is included in the master’s thesis, too. Results of the Matlab analysis,
which are supposed to give an answer to the question whether Sample and Hold circuit
is needed or not, are enclosed. The core of the master thesis is a detailed documentation
of the design of the subblocks of the Successive Approximation A/D Converter – Op-
erational Amplifier, Comparator and R-2R D/A Converter – and a verification of their
functionality. Verification of the whole A/D Converter is the final part of the thesis.
KEYWORDS
A/D Conversion, Architectures of A/D Converters, Integrated Circuits Design, Suc-
cessive Approximation A/D Converter, Flash A/D Converter, Sigma-Delta Converter,
Pipelined A/D Converter, Integrating A/D Converter, Automotive Industry, Operational
Amplifier Design, Comparator Design, R-2R D/A Converter Design, Passive Low-Pass
filter Design, CMOS technology
ABSTRAKT
Diplomová práce obsahuje stručný teoretický základ pro designéra/ku A/D převodníku
v technologii CMOS a přehled architektur A/D převodníků používaných v automobilovém
průmyslu. Volba vhodné architektury pro konkrétní aplikaci byla zásadním úkolem zpra-
covaným v semestrálním projektu předcházejícím tuto práci a je rovněž součástí této
práce. Analýza v Matlabu, ze které by mělo vyplynout, je-li třeba zahrnout do architek-
tury podblok Sample and Hold, je také součástí práce. Klíčovou částí práce je dokumen-
tace návrhu jednotlivých podbloků A/D převodníku – operačního zesilovače, kompará-
toru a R-2R D/A převodníku – a ověření jejich funkčnosti. V závěru práce je ověřena
funkčnost A/D převodníku jako celku.
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INTRODUCTION
This master thesis is a documentation of a process of designing Successive Approx-
imation A/D Converter step by step. A signal at frequency 50 or 70 kHz is to be
processed by the converter block. A/D converter converts amplified input signal
into digital codewords sample by sample.
First two chapters of this thesis are theoretical. A designer of an A/D Converter
needs to know about the errors of A/D Converters to be able to evaluate whether
the designed converter is usable or not. The designer also needs to know more
about used technology – CMOS technology in this case – to identify the potential
of the technology and the mathematical background.
The semestral thesis preceding this master thesis included the decision about
the architecture of the A/D Converter. Third chapter is a documentation of the pro-
cess of the decision and also an overview of the A/D Converters used in automotive
industry. The architectures of A/D Converters described in this chapter are Suc-
cessive Approximation, Flash (Parallel), Pipelined, Integrating and Sigma-Delta.
Successive approximation architecture seemed to be the most suitable for the appli-
cation.
In chapter four, there is a discussion whether the Sample and Hold circuit
is needed in this application of an A/D Converter. In order to obtain a clear answer
to this question, Matlab analysis was performed and is included in chapter five.
Chapter six is a documentation of all the blocks designed by the author of this
thesis. Problems that needed to be solved in the design are included. So is the cir-
cuitry and the results of the verification of each analog subblock designed by the au-
thor of this thesis.
Finally, the verification of the functionality of the A/D Converter as a block
ready to be used is included in chapter seven.
This master thesis was written in cooperation with Company ON Semiconduc-
tor which provided the author with software, hardware and internal information
such as previous version of the A/D Converter designed in earlier technology, I3T.
Using the internal information is referred to as citing [4].
13
1 ERRORS OF DATA CONVERTERS
1.1 Ideal Transfer Functions
A/D Converter switches from one output digital codeword to another in the middle
of the interval between two input analog values. The interval is known as LSB (Least
Significant Bit) and is defined in the equation 1.1 [12]
LSB = VREF2N − 1 . (1.1)
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Fig. 1.1: Ideal Transfer function of an ADC (left) and a DAC (right).
𝑉REF is the maximum input analog value which can be converted without ADC
owerflowing. N stands for the number of bits. As the number of bits cannot be in-
finite, there is always a loss of information referred to as quantization noise. More
information about this topic can be found in [13] or [12]. Ideal transfer function
of an A/D Converter is shown in Figure 1.1 on the left.
D/A Converter converts a digital codeword to an analog value. Ideal transfer
function can be seen in Figure 1.1 on the right. Even though the number of output
values is unlimited (analog), it hinges on the precision of A/D conversion that pre-
ceded the D/A conversion. A/D conversion is always affected by the quantization
noise [12].
1.2 Differential Nonlinearity Error (DNL)
Differential Nonlinearity error is described in [12]. In the ideal case, the width
of one step of A/D Converter is one LSB. In case it is not, the difference between
the real width and the actual width is referred to as DNL. Height of one step of D/A
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should be one LSB. If it is not, the difference between the real height and the actual
height is referred to as DNL.
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Fig. 1.2: DNL of a) an ADC and b) a DAC.
Example of DNL of an A/D Converter is shown in Figure 1.2 on the left. Example
of DNL of a D/A Converter is shown in Figure 1.2 on the right.
DNL can be measured in Volts but it is more convenient to measure it in LSB
as a designer can easily imagine 0.5 LSB as opposed to 0.002 mV.
If a DNL is bigger than 1 LSB or smaller than −1 LSB, Converter becomes
non-monotonous. As a consequence, the input value increases, value at the output
is decreased while the input increases [12].
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1.3 Integral Nonlinearity Error (INL)
Integral Nonlinearity error is described in [12]. It is the difference between the ideal
transfer function and the real transfer function of the converter. Is is measured
in every step of the converter. Both INL and DNL are measured in LSB.
The example of the INL of an ADC is shown in Figure 1.3 on the left. The ex-
ample of the INL of a DAC is shown in Figure 1.3 on the right.
If INL of any step surpasses 1 LSB, converter is not necessarily non-monotonous
but the transfer function is certainly shifted and offset or gain error may be quite
significant.
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Fig. 1.3: INL of a) an ADC and b) a DAC.
16
1.4 Offset Error
Offset error is also described in [12]. It is the difference between the theoretical point
where the output value is switched from 0 to the first one ( 0+ LSB ) and the point
where it actually switches. It can also be defined as INL of the 0 step. However,
this error is linear and can be adjusted to zero by trimming.
1.5 Gain Error
Gain error is also described in [12]. It is the difference between the ideal output
value of the step 𝑉REF 2
𝑁−1
2𝑁 and the real value of the step. It can also be defined
as INL of the last step. It is also linear and can be adjusted to zero by trimming.
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2 MATHEMATICALMODELS OFMOS TRAN-
SISTORS
Analog blocks such as current mirrors, differential amplifiers and many others imple-
mented in CMOS technology consist of several MOS transistors and depend strongly
on the modes of operation and parameters of the transistor, such as drain current.
Vast amounts of literature describe modes of operation and different parameters
of MOS transistor models, such as [7], [2], [3], [5] and almost every book about
analog design.
For the purpose of this thesis, two modes of operation are the most important:
linear (triode mode) and saturation (active mode). Linear mode is the operation
mode of MOS switch. Saturation mode is the mode of diode, voltage reference,
reference current mirror, current source etc. [3]. While operating in saturation region
and slipping into the linear region, MOS transistor stops working as was meant
by the designer and circuit may change its features dramatically, often resulting
in lower functionality. For this reason, Bias Point of all transistors in the block (such
as Comparator) needs to be simulated in all corner situations to ensure functionality
does not change.
The most important parameters of MOS transistors in this thesis are drain cur-
rent (𝐼D), width of the transistor (𝑊 ), length of the transistor (𝐿), transconductance
parameter (𝐾𝑃 ), threshold voltage (𝑉T), drain-source voltage (𝑉DS), gate-source
voltage (𝑉GS), saturation voltage (𝑉SAT) and transconductance (𝑔m) [3].
Conductive channel between Drain and Source is created while 𝑉GS > 𝑉T.
𝑉SAT = 𝑉GS − 𝑉T. (2.1)
MOS in the linear mode is characterized by 𝑉DS < 𝑉SAT, or 𝑉DS < 𝑉GS − 𝑉T.
This region can be idetified by low 𝑉DS. MOS behaves like a resistor with changeable
resistivity [3]. Resistivity depends on 𝑉GS. Drain current can be calculated as
𝐼D = 𝐾𝑃
𝑊
𝐿
(︂
𝑉SAT − 𝑉DS2
)︂
𝑉DS. (2.2)
MOS in the saturation mode is characterized by 𝑉DS > 𝑉SAT. It is characterized
by constant drain current which does not depend on 𝑉DS [5]. Drain current can
be calculated as
𝐼D =
1
2𝐾𝑃
𝑊
𝐿
(𝑉GS − 𝑉T)2 = 12𝐾𝑃
𝑊
𝐿
(𝑉SAT)2. (2.3)
Transconductance, change of the output current depending on 𝑉GS while 𝑉DS
is constant, is constant in the saturation region and can be calculated as [3]
𝑔m =
2𝐼D
𝑉SAT
. (2.4)
18
There are two well-known types of MOS transistors: PMOS and NMOS transis-
tor. PMOS transistor consists of two p-type infusions in either n-substrate or n-well.
NMOS transistor consists of two n-type infusions in either p-substrate or p-well [5].
Technology I4T by ON Semiconductor works with p-type substrate and n-type in-
fusions in case of NMOS and n-well and p-type infusions in case of PMOS [4].
NMOS transistors are known as current sinks and PMOS transistors are known
as current sources. In practical use it means that in case of NMOS transistor, cur-
rent flows into the drain node and flows out of the source node. In case of PMOS
transistor, current flows into the source node and flows out of the drain node. Prac-
tical examples of these features of MOS transistors will be discussed in Chapters 6.5
and 6.2.
2.1 Verification and behavior analysis
Sometimes there is more than meets the eye about the circuit, especially for a be-
ginning designer – such as the author of this thesis. Two kinds of analyses were
done in order to understand better how the circuit works. The combination of these
two analyses is referred to as behavior analysis in this thesis.
First one is the transient analysis – documentation of the dynamic behavior
in the circuit. Dynamic behavior are for example the reactions to the changes
such as the change of an input codeword or value.
The second one is the DC analysis in which the operating points of all the tran-
sistors are saved. This one is needed to find out the technology parameters which
are difficult to calculate – such as 𝑉T, and to find out the real values of the pa-
rameters such as 𝐼D, 𝑉GS and 𝑔m, which are easily calculated. However, the model
represented by the well-known equations is fairly simplified and is not necessarily
exact.
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3 ARCHITECTURES OF A/D CONVERTERS
In this chapter, the architectures of integrated A/D Converters which are widely
used in the car industry will be introduced: Successive Approximation Convert-
ers 3.1, Flash Converters 3.2, Pipelined Converters 3.3, Integrating Converters 3.4
and Sigma-Delta Converters 3.5.
The choice of the architecture depends on the demands of the application.
The most important parameters are a speed, a resolution, the accuracy, complex-
ity of the circuitry, the area consumption on the silicon and the power consump-
tion. A/D converters can be divided into categories according to these parame-
ters. At the university, the divison we were taught was based on the basic idea
behing the architecture design: serial, parallel, serial-parallel converters, indirect
converters, sigma-delta converters. In the literature, the division is mostly based
on the speed of the converters.
Desired application is the A/D converter in the car sensor, 8-bits resolution,
signals to be processed of frequencies between 50 and 70 kHz, sampling frequency
1 MHz. The bit-resolution is not high nor low, required speed is the middle-speed.
One of the most important parameters is low area consumption.
In this chapter, the important parameters of these most popular architectures
will be mentioned and the most suitable architecture for the desired application
will be chosen.
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3.1 Successive Approximation Converters
Successive Approximation Converter is a medium speed, medium accuracy con-
verter. This type of A/D convertor is popular for relatively short conversion time
and moderate circuit complexity [7]. The power consumption is quite small be-
cause the process of conversion is divided into several clock cycles [6]. Another
important advantage is relatively small area consumption on the chip.
Implementation of this architecture usually contains of Sample and Hold circuit,
Comparator, Successive-Approximation Register and Control Logic and D/A con-
vertor. The anti-aliasing filter might be required to be the input circuit of the system
for the sake of sampling [9], as shown in the Fig. 3.1.
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Comparator
Successive 
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D/A CONVERTER
Analog
input
Digital
output
+
-
MSB
.
.
.
LSB
Fig. 3.1: The block schema of the Successive Approximation A/D Converter.
Successive approximation refers to several steps of approximating of the input
value. Initially, all output bits are set to zero. When the input value comes, Most
Significant Bit is set to 1 and the input signal is compared to the analog value
of this code word – code word is converted via D/A converter. If the input value
is higher than the value of the codeword, MSB remains one. If it is lower, MSB
is set to 0. The next step begins with setting the second MSB to 1 and the whole
process is repeated for every bit till Least Significant Bit. Successive approximation
is based on binary search algorithm.
In the Fig. 3.2, Successive Approximations of two different input volgates are shown.
Each column contains an actual codeword that is converted by D/A block and com-
pared with the input voltage. The last column called Step 5 shows the final code
word at the output of A/D conversion block. Y axis shows the fraction of the refer-
ence Voltage that is equal to the actual code word.
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Fig. 3.2: Successive Approximation Algorithm Step by Step.
There might a modification of the SA algorithm: the difference between input
signal and the value of the code word is compared to the ground, zero [7], instead
of the comparison between the input signal and the value of the code word.
Every time, the set of output values is divided into two halves and the one,
which the value belongs to, is chosen for the next step. This is the implementation
of binary search algorithm.
From the practical point of view, the conversion takes one clock cycle per bit.
One extra clock cycle is needed for Sample and Hold circuit at the input [6]. N
steps are needed for processing organized data size of 2N [7]. N refers to the number
of bits.
For the accuracy and the speed of the converter, it is usually the D/A convertor
which has the biggest impact on these parameters. Also the Sample and hold circuit
is influential – it can even consume two clock cycles to sample the input signal
and thus make the conversion slower.
Conversion time equals N*𝑇settling, N refers to the number of bits. Settling time
is time required to settle within 1/2 LSB of the D/A converter [9].
A disadvantage of this architecture is the possible error propagation. Error
propagates along all successive steps. If there is a correction, it takes extra clock
cycles and makes the conversion time longer. The error is more probable to happen
in the beginning when there are big changes of the signal levels, which means that
the error can be significant and it takes longer time to compensate it [6].
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3.2 Flash (Parallel) Converters
The most important parameter of this kind of converter is it’s uncomparably short
conversion time - theoreticaly, the whole conversion can be done in one clock cycle.
The price of this advantage is the large number of comparators, thus a huge area
on the chip and also big power consumption [7]. Another disadvantage is that
the number of comparators and other input circuits needed grows dramatically with
the number of desired bits at the output - the bigger the resolution, the bigger
the area and power consumption. That is why this type of converter is usually used
only up to resolution of 6 bits [8].
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Fig. 3.3: The schema of the flash converter [2] [7].
The disadvantages and advantages of this architecture make it well suitable
for video signal processing: for the compression of it’s bandwidth, signal trans-
mission and reception. It is also suitable for radar signal processing, especially noise
reduction. Another important use is in digital image processing. For all of these
23
applications, high conversion rate is neccessary (5-50 MHz) and the low resolution
is not a problem [2].
The basic idea is quite simple. There is a given number of comparators needed
for N-bit resolution. Reference voltage is divided into equal steps from the lowest
to the highest and one input of each comparator is connected to one voltage reference.
Another input of the comparators is connected to an input bus. When input signal
comes, it is compared at each comparator with the reference voltage. If the input
is higher than the reference voltage, than there is 1 at the ouput of the comparator.
If reference is higher than the input voltage, than there is 0 at the output.
Result of this conversion is not a binary code. It is a "thermometer" code [9].
It is called thermometer code because there is a resemblance between this code
and the output of a thermometer. For 3-bits converter with overdrive detection,
it may look like this: 11111100, or: 11100000 for lower input voltage. This code
is translated into either Gray code or binary code.
Another block of this converter is a gate block which determines where is the level
of the input signal. It’s output for the same converter as mentioned above would
be 0000010, or 0010000 [7]. This block may be realized by either NAND, and or NOR
gates [7], [2], [9].
Final block is either combinational logic circuitry or programmable logic array
[2]. There is the actual parallel code word in binary code at the output of this block.
These two blocks: gates and combinational logic circuitry/PLA are usually called
decoder.
COMPARATORS GATES ENCODERVIN
VREF
THERMOMETER 
CODE
DETECTED BORDER 
BETWEEN SERIE OF 
ONES AND ZEROS BINARY/GRAY CODE
Fig. 3.4: The block schema of the flash converter.
For N bit resolution, there is 2N − 1 comparators at the input and 2N − 1 volt-
age references, typically realized as a ladder of well/matched resistors [6]. Num-
ber of resistors would be 2N. However, in the literature, there is also an option
for comparator, which indicates overdrive – input voltage higher than the reference
voltage. in that case, number of comparators is 2N and the number of resistors
is 2N + 1. The ladder of the resistor references starts and ends with a resistor
of the half/resistance compared to the others to achieve LSB/2 offset [7].
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Typical error for this type of converter is bubble or sparkle error. When there
is a long serie of ones or zeros, suddenly the opposite polarity appears and for exam-
ple thermometer signal 11111100 changes into 11011100. Possible solution is to use
three input gates instead of two input gates and compare more neighbours. There
are several other hardware solutions described in the literature [7].
Other design trouble is a large capacitive load at the input caused by the large
number of comparators connected to a single bus. This capacitance limits the speed
of the converter and it is also the reason why this converter is so power consuming -
large bias current, which can only make the converter quicker, needs a lot of power
[9].
This converter type is effective only for low bit resolution. For 8 bits, there
is a need of approximately 250 comparators, resistors and other input circuitry.
However, if we need 10 bits instead of 8, size and power dissipation is approximately
4 times bigger than for 8 bits converter. There are several options how to make
the circuit smaller and easier for bigger bit resolution. One of them is interpolation
between reference levels, which reduces number of needed voltage references and in-
put amplifiers. Area and the power consumptions are smaller that way. Another
option is multi-step conversion – for example 2 step conversion. This solution will
be described in a subsection.
Main advantage of this converter type is its speed. All operations can be per-
formed during one clock cycle. Although in practice, there are usually two clock
cycles needed: one for sampling of the input level and for the latch of comparators,
and the second one when actual conversion is done [2].
For the A/D converter, which is supposed to be designed as a result of this thesis,
the crucial parameters are the small area on the chip, circuit simplicity and reliabil-
ity. For 8 bits resolution, over 250 comparators are needed. That means a big area.
It seems that this type of convertor is not the best option for this specific application.
3.2.1 Two–Step Converters
Two–Step Converters are High-speed, medium accuracy coverters, which are very
popular. They have several advantages over Flash architecture: they are less-area
consuming, power dissipation is lower, capacitive load is also lower and less precise
reference voltages are needed to make it work. a disadvantage of this architecture
is larger latency-delay compared to the one of Flash converter.
Implementation is easier and more effective for bigger bit resolution, compared
to flash converters again, however, Sample and Hold circuit is needed for the right
functionality [7]. That kind of circuit is also area consuming.
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How does this algorithm works? A/D conversion is divided into two steps. In-
tended A/D converter designed in this thesis is an 8-bit converter, that is why
I will use this one as an example. 4 MSB converted to Digital, than back to analog
and substracted from the input signal, than the signal is amplified and second stage
of conversion takes place [7].
3.3 Pipelined Converters
Pipelined Converters are not as quick as flash converters, however, their speed and ef-
fectivity is very good for serial data. Silicon area consumption grows linearly with
number of bits, not exponentially as for flash converter [11]. Circuit is quite simple
compared to the other architectures and that is why area can be comparably small
[7]. The algorithm of this type of converter can be viewed as generalized 2–step
Converter but also as a Successive Approximation performed step by step, where
every step has it’s own hardware block [8]. It is popular in CMOS technology [8].
Converter of this type could be quicker, however, it relies on operational amplifier
which is quite slow [11].
STAGE 1 STAGE 2 STAGE 3 A/D CONVERTER
ENCODER
DIGITAL OUTPUT
MSB LSB
ANALOG INPUT
Fig. 3.5: The serial stages of the pipelined converter [8].
When it comes to effectivity and number of clock cycles needed, there is a need
of N clock cycles to perform a conversion of one sample, resolution of N bits. How-
ever, this converter resembles a pipeline and when there is one sample in the second
stage of the pipeline, the first stage is free to convert another sample. This is the ad-
vantage of processing serial data [7]. In N stages, there are N samples simultaneously
present in the converter. Additional time is consumed for digital reconstruction
and error correction (if it is implemented), so the time consumption can get to N+3
periods [8]. This latency is very important parameter for the designer. If this circuit
was in the feedback loop, it might have been a problem.
Basic pipelined converter, which generates one bit per stage, has N same blocks
for N bits. Each block contains Sample and Hold circuit (or track and hold circuit),
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comparator, 1–bit DAC converter, subtractor and multiplicator[8]. MSB is processed
by the first block, LSB by the last block. and how does it operate?
There is an input value at the input of the i-th stage. It gets multiplied by 2.
If the voltage level is positive, reference voltage is substracted from it. If it is nega-
tive, reference voltage is added. Gained value is evaluated by comparator – it is com-
pared to the ground. If it is below zero, this bit is 0, it it is above zero, this bit
is 1. Than it is converted back into analog value and it continues to the next block.
The next block performs exactly the same operations [1].
Number of remaining bits to be evaluated decreases during the process of con-
version and the bits are less significant, too. That is why the precision of the first
stages is crucial. Input Sample and Hold circuit has the biggest influence on the pre-
cision of the conversion. It affects all the following blocks and bits [6]. But there
are other blocks which cause an error in this pipeline system. There is an offset
caused by comparators, gain error caused by any multiplicative and summing oper-
ation and non-linearity error [1], which can be caused by sample and hold circuits.
There is also an error caused by non–ideality of A/D converter. If we require correct
code word at the output, offset of the comparator (or error of the AD Convertor
if used) must not exceed 0.5 LSB [8].
The error caused by A/D converter (comparator) can be cancelled by digital
correction. Error occurs when the stage cannot convert the signal to digital because
it is out of dynamic range – the error is in fact caused by previous block. There
are two possible options: the gain between the stages can be reduced, but it is not
practical. For binary code, the evaluation would get more difficult if there was not
the multiplication by 2.
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Fig. 3.6: The Nth stage of the pipelined converter [9].
The second option is called digital correction. There are additional levels in the ADC
stage. 1-bit DAC requires 1-bit ADC. For the digital correction, at least 2 thresholds
in ADC are needed. They are symmetrical around zero. One of them is positive,
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second one is negative. This divides the set of values into three domains: certainly
positive represented by 10, certainly negative represented by 00 and undecided repre-
sented by 01. For the undecided option, reference voltage is not substrated or added.
No operation is taken, it is only amplified by 2 while entering the next stage. After
the multiplication, there is a better change it will be within the dynamic range.
There is no 11 code word. This is why the technique is called 1,5-bit pipelining [6].
There is an option of pipelined converter which evaluates more bits per stage.
This solution saves time especially if higher resolution, 12 bits and more, is desired.
Usualy, the first stage of this converter would consist of multi-bit ADC, multi-bit
DAC and would allow error correction of gain mismatch and offset. It would have
4-5 bit resolution. Other stages would be ordinary 1.5 bit-per-stage stages [9].
This architecture might be a very good candidate for the A/D converter de-
signed in this thesis: it is fast enough, desired resolution can be easily achieved
and it doesn’t consume a big area. However, the multiplication block requires use
of precise and well matched capacitors and according to the task, capacitors like
that shouldn’t be used.
3.4 Integrating Converters
Integrating converters are high-resolution converters, which are highly accurate but
relatively very slow. Circuitry needed is quite small and not complicated. Two
implementations are well-known, single-slope and dual-slope. Dual-slope is more
popular for it’s lower accuracy-demands [7]. This architecture performs serial con-
version [1].
3.4.1 Single-slope converter
Single-slope convertor is an example of indirect conversion – pulse-width modulation.
Analog input is converted to timing pulse. It’s duration is proportional to the input
voltage [2].
Single-slope system consists of a resettable integrator, a comparator and a counter.
Positive input of the comparator is connected to sampled input analog voltage. Neg-
ative input is connected to the ramp generator. Before the conversion, integrator
is reseted and counter is set to zero. Than conversion starts: comparator compares
the rising reference ramp signal, which is generated by the integrator, with input
voltage. As long as the reference ramp voltage is higher than the input voltage,
there is 1 at the output of the comparator [1]. When the voltages are equal, output
of the comparator is 1 [9]. During the time conversion, when there is 1 at the out-
put of the comparator, there is AND gate, inputs connected to the clock generator
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and comparator output, output connected to the counter. Thus the output con-
tains of all the clock cycles during time of conversion. These cycles are counted
by the counter [1].
RAMP
GENERATOR
INTERVAL
COUNTER
OUTPUT
COUNTER
ANAGLOG 
INPUT
VREF
BINARY 
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Fig. 3.7: The block schema of the single slope converter [1].
Disadvantages of this architecture are it’s unipolarity, long conversion time and ac-
curacy demands. Worst case conversion time, when the input voltage is close
to the reference voltage, is 2N * T [1]. Accuracy demands of this systems are exact
clock generator, RC time constant and reference voltage [9].
3.4.2 Dual-slope converter
The main advantage of the dual-slope system is elimination of the accuracy demands.
However, it is a bit slower than the single-slope conversion and the circuitry is slightly
more complicated.
System consists of input switch, integrator, comparator, clock generator, con-
trol logic and counter. Before the conversion, integrator and counter are reseted.
Conversion consists of two periods. Input voltage is integrated during the first pe-
riod - or slope - till the full count of counter. Duration of this period is constant
for all the conversions, it equals 2N [7]. Than, input switched to reference voltage
of the opposite sign than the input voltage and integrator discharged. Clock pulses
are counted during the discharging. When comparator detects zero, counting stops
and the output codeword is stored in the counter [9]. The duration of the second pe-
riod is different for different input voltages. After the second period, digital output
of the counter equals input voltage divided by reference voltage [7].
Practically, there is no comparation with the ground but with the threshold
voltage connected to minus input of comparator. The purpose of the is the time-
delay of the changing state of the comparator. It has no influence on the accuracy
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of the system [1].
Clock accuracy and RC time constant accuracy are not important for the ac-
curacy of the converter, only the ratio between discharge and charge time is [9].
in the worst case when input voltage is close to the reference voltage, time conver-
sion is 2 * 2N * T, which is very slow. Conversion frequencies are usually less than
100 Hz but the resolution higher than 12 bits [1].
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Fig. 3.8: The block schema of the dual slope converter [1] [9].
High resolution is mostly required by applications such as digital audio pro-
cessing. Integrating converter is very good for low speed. Dual slope converter
is mostly used in digital voltmeters [9]. Advantages of this architecture are high
resolution, small noise, low power consumption and high-resolution. Resolution
of 14-bits or more can be obtained with simple schemes [6].
It is apparent that the application we are looking for does not need high-
resolution and it requires higher speed. This type of convertor is not suitable for it.
3.5 Basics of Sigma-Delta Converters
A progressive architecture called Sigma-Delta is best suitable for high-resolution
(15-bits and more) and slow or middle-speed (up to MHz rate) [1]. Circuitry is rel-
atively simple. The area consumption and also power consumption depend mostly
on the digital part of the convertor, however, digital data transfer eliminates mistakes
very well. Noise performance of these converters can be outstanding. Sigma-delta
converters are thus used in measurement, audio and video processing [13] and wire-
less communication [1].
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Topic of Sigma-Delta converters is widely discussed in the literature. If there
is one subchapter about other types of convertors, there are possibly several chapters
about this type. This brief introduction into Analog-Digital conversion cannot cover
such a wide topic. For that reason, this will be just a basic introduction.
The operation performed by Delta or Sigma-Delta modulators can be refered
to as conversion or modulation. The expressions are equal. in the literature, for ex-
ample [1] or [6], there is a note about Delta-Sigma modulation, which also referes
to the same conversion approach.
Origin if Sigma-Delta modulation lies in Delta modulation. Generally speaking,
there is a redundancy in the Delta modulator and demodulator, which can be re-
moved. It will be described in following sections. Let’s start with Delta modulation.
3.5.1 Delta modulation
Delta modulator consists of 1-bit quantizer (basically comparator), integrator in the
feedback loop and differentiator (subtractor). Delta refers to the difference be-
tween two adjacent samples. This difference is quantized. Quantizer is controlled
by the sampling frequency, so the comparation is performed only at the rising
edge of the sampling signal and all the samples have the same lenght. Integra-
tor in the feedback loop is "predicting" the input signal. Delta demodulator consists
of integrator and low-pass filter.
∑ QUANTIZER
INTEGRATOR
DIGITAL OUTPUT
+
-
Fig. 3.9: The block schema of the Delta modulator [13].
For the basic type of Delta modulator, only one quantization step can represent
the difference between two samples. If the difference is bigger, than the effect called
overload or saturation of the modulator output occurs. The representation of the in-
put signal is not accurate anymore. The sampling frequency must be a lot higher
than the highest frequency of the input signal. Nyquist-rate is not enough to prevent
saturation of the output [13].
Advantage of this modulator is the digital transfer of the signal. Disadvantage
is the error spread. If there is an error in one sample, it affects the following samples,
too.
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3.5.2 Sigma-Delta modulation
There is an integrator in Delta modulator and Delta demodulator. However, integra-
tion is a linear operation and theoretically, it is possible to use only one integrator,
reducing the redundancy. This solution works very well. It is also possible to decode
the Sigma-Delta modulated signal with only low-pass filter.
Sigma-Delta modulator consists of summator (adder), integrator, 1-bit quantizer
(basically comparator), D flip-flop circuit, 1-bit D/A converter and decimator [13].
Integrator accumulates the difference between input and the quantized output
and helps keeping it around 0. Average value of the input signal is tracked. Mod-
ulator performs pulse-density modulation, which is quite similar to the pulse-width
modulation. Output modulated signal is counted and averaged – this operation
is performed by the decimator [1]. Sigma-delta modulation can be viewed as con-
verting an analog signal into low bit-width pulse stream [8].
INTEGRATOR QUANTIZER FLIP FLOP
1-bit D/A
∑ 
DIGITAL OUTPUT
(N-bits)
+
-
ANTIALIASING 
FILTER
DECIMATOR
1-bit
K*FS
Fig. 3.10: The block schema of the Sigma-delta modulator [13] [8].
1-bit D/A converter is used for the reference voltage control, it can be seen
as a switch between reference voltage of positive or negative polarity. D flip-flop
performes is synchronized with K-multiplication of sampling frequency. The bigger
the sampling frequency and K factor, the better performance [13].
The decimator changes the series output to the parallel output [13]. It takes
most of the power and occupies most of the area of the converter. Analog part
determines the resolution. Decimator consists of low pass and downsampler. It en-
hances the noise performance and limits the band of the input signal so there is no
aliasing [1].
The input range is limited by quantizer levels. If not, the same effect as was
already introduced in Delta modulator appears – saturation of the output. This
effect occurs less when the sampling rate is higher than the Nyquist rate.
A challenge for the design is the stability of the feedback loop [1].
Sigma-delta architecture has excellent noise performance, because the quantiza-
tion noise can be shifted from the baseband [1]. Noise shifting is widely discussed
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in the literature.
Basic first order Sigma-Delta converter, which was introduced, can be enhanced.
There are several alternative architectures, for example more integrators can be used
to decrease the noise or increasing oversampling ratio. Higher resolution can be ob-
tained if high-order, single-loop modulators are used. Alternative to this application
is a mash structure, where each stage processes quantization noise of previous stage,
resulting in removal of quantization noise of all stages except the last one [1].
3.6 Chosen Architecture
5 popular architectures were introduced in this chapter. Goal of this chapter was
to find out which architecture is the most suitable for given application. Desired
application requires middle-speed converter, very fast converter such as flash con-
verter is not neccessary. On the other hand, integrating converter is too slow and
the high-resolution is also unnecessary. Pipelined converter would meet the speed
and resolution requirements, however, it requires also exact capacitors in the in-
evitable multiplying circuits and occupies too much of the silicon area. Only two ar-
chitectures remain: successive approximation and Sigma-Delta.
According to the research in the company ON Semiconductor, Sigma-Delta ar-
chitecture in this specific application requires larger area on the chip compared
to successive approximation solution. That is why chosen architecture for this spe-
cific purpose is successive approximation.
33
4 DISCUSSION: SAMPLE ANDHOLD CIRCUIT
Successive approximation converter, as showed in 3.1, contains also blocks Low Pass
and Sample and Hold. From the theoretical point of view, these blocks could be un-
neccessary. Received signal is a narrow-band signal containing theoretically one har-
monic component of the frequency between 50 and 70 kHz, which is significantly
lower than sampling frequency of the Successive Approximation register – 16 MHz.
If Sample and Hold circuit is present, during the procedure of A/D conversion,
D/A conversion and comparation, it is always the same sample being compared
to the evaluated code word. If it is absent, compared value is different: every step,
code word is actually compared to a slightly different value. How significant error
is caused by this difference if sampling frequency of the SAR equals 16 MHz? Matlab
analysis documented in this chapter should be an answer to this question.
The main motivation behind omitting of the S&H Circuit is smaller area con-
sumption on the chip. If S&H is removed, the area it would consume is spared
and also the area of amplifier that would drive the input of S&H is smaller, as no fast
settling is needed if there is no sampling.
4.1 Theory of Sampling
Sampling is a process of transforming continuous-time signal into discrete-time sig-
nal. However, the signal is still considered to be analog, because there is no limit
to the values of the samples. Signal becomes fully digital after the process of sam-
pling and the process of quantization.
According to [11], there are three kinds of sampling: ideal sampling, zero-order
hold and track and hold.
Ideal sampling is a convolution between Dirac’s impulse at the sampling time and
the input signal. Dirac’s impulse is an ideal impulse which has zero duration time.
Impulse like that is impossible to generate. Thus this method is only theoretical.
Zero-order hold shows convolution of rectangular signal and the input signal.
Output is a succession of rectangles: their width being one period of sampling signal
and their height being an amplitude at the sampling time. However, the input
cannot be captured at zero time and the values cannot be exact.
Track and hold sampling is based on tracking of the input signal during the sam-
pling. During the tracking mode, output signal is the same as the input signal.
At the beginning of the hold mode the last value of the input signal is held as the out-
put value.
If the zero-order hold or track and hold circuits are used at the input of the A/D
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system and the system only works with the samples at the hold period, than the sys-
tem performs nearly perfect sampling.
Track and hold is the most commonly used architecture. Sample and hold circuit
implements the track and hold solution.
4.2 With and without Sample and Hold
4.2.1 With Sample and Hold
Bits are evaluated by SAR at frequency of 16 MHz. Output codeword has 8 bits,
which means, that theoretical 𝐹s of the S&H is 2 MHz, frequency of the SAR divided
by number of bits.
At the input of the S&H converter, there is an ultrasound signal of a single
harmonic frequency from 50 to 70 kHz. Comparator compares the value at the out-
put of the S&H and the output value of the D/A converter – analog value equal
to the evaluated code word.
There is a new D/A output every cycle of the SAR, however, the output of the S&H
is theoretically constant.
4.2.2 Without Sample and Hold
Input of the comparator is now also the input of the SAR A/D Converter. There
is a new D/A output every cycle of the SAR and in the meantime, there is also
different value at the input of the A/D Converter. The period of the input signal
is among 20 to 14 𝜇s. There is a new output value of the D/A every 62.5 ns. It takes
500 ns to make all 8 comparisons and evaluate 8 bits. Period of conversion as long
as 500 ns equals 2 MHz. It takes the same time to evaluate one code word as it takes
with S&H included.
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5 RESULTS OF THE MATLAB ANALYSIS
Matlab analysis contains two scripts and three functions. The two scripts performing
phase analysis (code attached to the thesis as an appendice, ( A ) and amplitude
analysis ( B ) are using function SARconverter ( C ). That is the function emulating
all the principles of SAR converter as described in 4.2. It performs conversion
with and without S&H simultaneously for the sake of comparison in the scripts.
It computes all the graphical and analytical outputs.
There are two supportive functions performing two operations of the SAR con-
verter: A/D conversion( F ) and D/A conversion ( G ). A/D conversion implements
the function of both comparator and the feedback loop containing the SAR register
in the real converter. A/D conversion is very short and simple function performing
ideal A/D conversion. The benefit of having is as a function is making the code
more structural.
The analysis is completely ideal. It implements all the principles of ideal conver-
sion: the input signal is completely noiseless, the D/A conversion is ideal, so is the sam-
pling. There are no delays and the 𝐹s of the S&H is exactly one eight of the 𝐹s
of the SAR converter. There is no additional settling time.
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Fig. 5.1: Signal processed by SAR converter including S&H and converted back
into analog values. Sampling frequency of the S&H circuit is 2 MHz. Input signal
is a narrow-band signal, f = 50 kHz.
Fig. 5.2: Signal processed by SAR converter without S&H and converted back into
analog values. Sampling frequency of the SAR circuit is 16 MHz. Input signal
is a narrow-band signal, f = 50 kHz. The deviation from the theoretical values after
sampling (which are shown in 5.1) is the most apparent in the middle of the range
of the SAR converter: 0.6 V.
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Fig. 5.3: One-sided Amplitude Spectrum of the signal shown in 5.1.
Fig. 5.4: One-sided Amplitude Spectrum of the signal shown in 5.2. When S&H
was included, amplitude of the higher harmonics reached as high as 1 mV. With-
out S&H, amplitude of the higher harmonics reaches as high as 10 mV.
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Fig. 5.5: Relative error of the first harmonic depending on the phase of the input
signal.
Fig. 5.6: Relative error of the first harmonic depending on the amplitude of the
input signal.
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6 DESIGN OF THE SAR A/D CONVERTER
In this chapter the design of the Successive Approximation A/D Converter is de-
scribed subblock by subblock – how each subblock was designed and important pa-
rameters that needed to be evaluated before the A/D Converter was put together.
Verification on the top level is included in Chapter 7.
Successive Approximation A/D Converter is a mixed block consisting of both
analog and digital subblocks as discussed in Chapter 3.1.
Firstly, the whole converter is described. The description is focused on the sub-
blocs of this specific application of SAR A/D and on the parameters of the converter.
Secondly, all the subblocs designed by the author of this thesis are described.
Results of the simulations are enclosed either in the text itself, in the appendices
or on the DVD.
Only the blocks designed by the author of this thesis are described.
6.1 SAR A/D Converter
Theoretical architecture of the SAR A/D is shown in Figure (3.1). Practical ar-
chitecture of the SAR A/D used in this project is shown in 6.1. Analog blocks –
Low Pass Filter (LPF), Operational Amplifier (OPA), R-2R D/A Converter (R-2R
DAC) and Comparator (COMP) – are discussed thoroughly in this chapter.
Fig. 6.1: Top schematic of the A/D SAR Converter. Blocks in the schematic from
the left: LPF, OPA, R-2R DAC, COMP; the top block: SA Register (SAR).
Sample and Hold Circuit is also going to be implemented on the chip, however,
it was not designed by the author of the thesis and it is not going to be discussed.
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Digital block called Successive Approximation Register (3.1) is designed by the dig-
ital designer and it is not a part of this thesis either.
A very similar top architecture and the architecture of the subblocks LPF (section
6.4), COMP (section 6.2) and OPA (section 6.5) was used in the previous version
of the A/D Converter in the company of ON Semiconductor, in technology I3T,
0.35 µm, 50 V. In the new version and the new technology I4T, 0.35 µm, 45 V,
there were changes such as faster SA Register ( 10 MHz -> 16 MHz ) and a bigger
number of bits ( 8 -> 9 ) [4]. The architecture of LPF, COMP and OPA is reused
and adjusted to the new requirements.
Even though the architecture of subblock R-2R DAC is originally reused, too,
it required quite a significant change in the architecture and in the digital driving.
These changes will be described in section 6.3. The architecture of the SA Register
was upgraded by the digital designer, too. However, that will not be discussed in this
thesis.
Author’s task was to design a 9-bit A/D Converter. It is convenient to know
the size of LSB as it is quite important for evaluating the errors of the converter
as was discussed in chapter 1. Reference voltage of the A/D Converter is typically
1.205 V. According to Equation 1.1, LSB = V1.20529−1 = 2.35812 mV.
The frequency of the Successive Approximation register is 16 MHz, which means
that one output bit is evaluated every 62.5 ns. MSB is the most important bit
in the whole conversion. The change from initial codeword 0 to codeword 256
in order to evaluate MSB is the single biggest voltage and current change in the whole
system and it takes longest time to stabilize. For that reason, evaluation of this bit
takes 1.5 clock cycles. After all the bits are evaluated, there are 2 extra clock cycles
during which the system stabilizes. As there are 9 bits to evaluate, the whole number
of cycles needed for the conversion is 9 + 2 + 1 = 12.
It takes 750 ns ( 12 · 62.5 · 10−9 = 750 · 10−9 ) to perform the whole conversion
which means that the real conversion frequency is 1750·10−9 = 1.33 MHz. The highest
frequency of the input signal is 70 kHz. Nyquist theorem requires sampling frequency
higher than 140 kHz in this case. There is apparently no risk of aliasing.
When SA Register evaluates a bit, there is a new (updated) codeword at its out-
put. The codeword is converted to analog value via R-2R DAC and compared
to the input value stored in S&H block via Comparator within 62.5 ns or 125 ns
in case of MSB. Whether analog subblocks are fast enough is examined in transient
simulation. Whether they work right is examined in DC simulation.
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6.2 Comparator
Comparator suitable for this specific purpose should accomplish these parameters:
• no hysteresis,
• systematic offset < 1 mV (corner situation),
• random offset < 10 mV,
• change output value faster than 40 ns for overdrive of 1 LSB (2.35 mV),
• input DC Voltage ∈< 0; 1.205 > V,
• current consumption < 500 µA,
• as small layout area as possible.
The evaluation interval is 62.5 ns, however, it also takes time for the output voltage
of R-2R DAC to settle.
The architecture of the comparator was used in the previous version of the A/D Con-
verter in the company of ON Semiconductor, technology I3T, 0.35 µm, 50 V. Ba-
sic dimensioning of the circuit was already calculated - DC gain, Slew Rate (SR)
and current consumption [4]. These parameters were mostly examined by simula-
tions and adjusted to fulfil the new requirements.
The required input DC Voltage range determines that input differential ampli-
fier should be of PMOS type transistors. DC Gain should be quite significant so
the comparator reacts fast enough to the overdrive of 1 LSB.
6.2.1 Architecture and behavior analysis
Schematic of the comparator is shown in Figure 6.2. Stages that provide the gain are
• first differential amplifier,
• folded cascode stage:
second differential amplifier (transistors MDP1P, MDP1N),
cascodes (transistors MCNa, MCNb),
• simple MOS amplifier/switch (transistor MSP),
• inverter (transistors MIP, MIN).
First differential amplifier has a passive load (R1, R2). Active load (current mir-
ror) would provide bigger output resistivity and thus bigger gain, however, the slew
rate would decrease because of the parasitic capacitance of the gates of the tran-
sistors [5]. Higher output resistivity would also cause the pole in the nodes N011
and N012 to emerge at lower frequencies, again resulting in lower slew rate. Both
output and input of this stage operate in the voltage mode.
The bigger the 𝑊
𝐿
, the bigger the 𝑔m of the differential amplifier and the bigger
the gain [5], [3]. However, bigger 𝑊
𝐿
also means bigger parasitic capacity and lower
speed – in terms of slew rate [5]. That is why the second stage (MDP2) has smaller
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𝑊
𝐿
compared to the first one. To increase the gain, the drain current supplied by
the current source MP1c is boosted. Input of this stage operates in voltage mode.
The output on the other hand operates in current mode.
VDD VDD
20 uA 60 uA
VSS VSS
IN_BIAS_20uA
INN
10 uA 80 uA
80 uA 10 uA 20 uA
MP1a MP1b MP1c MP1d MP1e
MRN
MN2a MN2b
MCNa MCNb
MIP
MIN
MDP1N
MDP2P MDP2N
12 KΩ 12 KΩ 
34.2 KΩ 
80 uA
MN2c
40 uA 40 uA
MP3b
MN2d
30 uA 30 uA 20 uA
40 uA
OUT_N
40 uA
MP3a
MSP
MCLP
OUT
INP
0.36 V
( 0.72 V )
0.36 V
( 0.72 V )
0.7 V
R1 R2
VT+VSAT
N011
N012
MDP1P
VT+VSAT
Fig. 6.2: Architecture of the comparator and the important node voltages.
L of both differential amplifiers could be smaller in order to achieve bigger 𝑊
𝐿
and consequently a bigger amplification. However, the bigger the L, the better
the matching of the transistors. The better the matching, the smaller the random
offset and from the statistical point of view, the more exact the comparator.
All of the stages besides MSP stage are symmetrical and thus have zero system-
atic offset. MSP was the source of the systematic offset which needed to be dimin-
ished. This problem was solved by matching of transistors MP3a, MP3b and MSP.
PMOS amplifier MSP is tied to the current stage consisting of current mirror
(MP3a, MP3b), cascodes transistors (MCNa, MCNb) and two identical current
sources (MN2b, MN2c). PMOS current mirror (MP3a, MP3b) is matched with
the amplifier MSP in order to have the same 𝑉𝑆𝐴𝑇 . Output of the amplifier is lower
than 𝑉𝐷𝐷2 for input voltage higher than 𝑉𝐷𝐷 − 𝑉𝑇𝐻 − 𝑉𝑆𝐴𝑇 and higher than 𝑉𝐷𝐷2
for input voltage lower than 𝑉𝐷𝐷 − 𝑉𝑇𝐻 − 𝑉𝑆𝐴𝑇 . This switching voltage level needs
to be the same as the one of the current mirror.
PMOS amplifier MSP can be also be analyzed as a switch. While the gate
voltage is over 𝑉𝐷𝐷−𝑉𝑇𝐻 −𝑉𝑆𝐴𝑇 , it is switched off and there is logic 0 at the input
of the inverter. When voltage is lower than that, there is a logic 1 at the input
of the inverter. 𝑉𝑆𝐴𝑇 of the PMOS switch MSP and of the current mirror is the same.
When current in both branches is the same, switch is on the border of saturation.
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When one current is slightly bigger than the other, voltage in the nodes changes
and the output state of the comparator changes too.
Transistor MCLP is a clamp transistor preventing a significant voltage drop
in its gate node (also the input node of MSP). Voltage drop in the mentioned
node is connected to the current drop in the branch of MP3b, MCNb and MN2d.
While the voltage drops too much, MCLP is switched on and more current flows
to the branch through MCLP. Voltage is raising till MCLP is switched off again.
6.2.2 COMP speed
To verify the reaction to the overdrive of 1 LSB in terms of speed, transient simu-
lation was performed. The result of the nominal simulation is shown in Figure 6.3.
TLUA_SAR_ZP sim_ADC_COMP_tran_individual schematic 14:32:28  Fri Apr 15 2016
Transient Response Fri Apr 15 14:25:51 2016
M2: 62.0ns, 0.0V
M3: 87.79736ns, -5.522947uV
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Fig. 6.3: COMP: Reaction to the positive and negative overdrive, transient simula-
tion. Rising edge: 25.8 ns. Falling edge: 27 ns.
While in the mode of desired functionality, input voltage of the negative input
INN is constant (for 750 ns). The input voltage of the positive input INP changes
as the SAR algorithm proceeds.
To simulate the situation, two cases were examined: voltage of INN 1.2 V, max-
imum input voltage, and 0 V, minimum input voltage. Comparator was faster
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for the overdriving around 0. For that reason, only the other case is published
in the thesis.
There is a change from 0 to 1.2 + 2.35 · 10−3 V, than to 𝑉DD and than to 1.2−
2.35·10−3 V. Comparator reacts within 25.8 ns to the rising edge (positive overdrive)
and within 27 ns to the falling edge (negative overdrive).
Corner situation is shown in the Appendices, in Figure I.2. The worst case
reaction to the rising edge is within 36 ns. The worst case reaction to the falling
edge is within 37 ns.
6.2.3 COMP systematic offset
Systematic offset of the comparator depends on the architecture of the Compara-
tor. To achieve zero systematic offset, all stages need to be strictly symmetrical
and change the output polarity while the difference between the input signals is zero.
Input differential stage (MDP1) and the Folded cascode stage (MDP2 + MCN)
are symmetrical. So is the current stage (MP3, MN2, MCN). The MSP, as was dis-
cussed in subsection 6.2.1, is causing the systematic offset.
TLUA_SAR_ZP sim_ADC_COMP schematic 09:11:19  Thu May 5 2016
DC Response Thu May 5 09:09:22 2016
M2: 150.0u, 1.65V
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Fig. 6.4: COMP: Systematic offset. Typical value is 0.3 mV.
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Systematic offset was verified via DC simulation. Negative input INN was con-
nected to the constant voltage of 1.205 V, which is the common voltage for both
the inputs. Voltage of the positive input INP was first diminished by 10 mV and step
by step increased till 1.205+ 10 · 10−3 V. Output polarity of the COMP should ide-
ally change at zero difference between the input voltages. In the nominal simulation
it changes at the difference of 0.3 mV as is shown in Figure 6.4.
In the corner situation, systematic offset rises as high as 0.6 mV as shown
in the appendices in figure I.1.
6.2.4 Current consumption
Current consumption was evaluated in transient analysis. Current is supplied from
VDDA branch and it changes from 256 µA to 330 µA. Current consumption of all
the stages but invertor stage (MIP, MIN) is close to constant. However, when both
MIP and MIN are saturated, the current through the branch increases significantly.
Luckily, it is not necessary too keep this state for a long time.
6.3 R-2R D/A Converter
D/A Converter suitable for this application should accomplish these parameters:
• 9-bit resolution,
• INL < 1 LSB for 4 sigma,
• DNL < 1 LSB for 4 sigma,
• VREF = 1.205 V,
• settling in less than 10 ns (MSB case, ideal voltage source), error band± 1 LSB,
• current consumption < 400 µA (MSB case),
• as small layout area as possible.
Integral Non-linearity Error (INL) and Differential Non-linearity error (DNL)
are measured in DC simulation while input codeword is changed from 0 to 511.
The settling is measured in transient simulation.
6.3.1 Architecture of the R2R D/A Converter
Well-known R-2R D/A Converter is based on binary weighting of the bits by re-
sistor ladder [6], [13]. Simple 9-bit R-2R ladder with NMOS switches is shown
in Figure 6.5. LSB of 9-bit R-2R DAC has a weight of VREF512 , while MSB
VREF
2 .
Ideal transfer function of the DAC is shown in Chapter 1. However, the real
transfer function has unavoidable non-linearity errors. In case of R-2R, these errors
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are caused by both systematic and random mismatch of the resistors and NMOS
switches in the stages of the DAC.
In this implementation, small layout area is required. However, the bigger the in-
tegrated devices are, the better they match [5]. Pressure on the small layout area
makes the circuit design challenging as a circuit too sensitive to the random mis-
match is unusable.
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Fig. 6.5: 9-bit R-2R structure. Bulks of the NMOS switches are connected
to the ground. Sources are connected to either the ground node or the reference
voltage node. B0-B8 represent the digital driving signals.
In case of R-2R DAC, systematic mismatch is caused by the NMOS switches.
Ideal switches would have 𝑟DS = 0 Ω if switched on and 𝑟DS → ∞ if switched off.
However, these values cannot be accomplished. The resistors, which are supposed
to be of value 2R, are in fact of value 2R + rDS, while 𝑟DS cannot be omitted. And
thus R:2R ratio is disrupted. To achieve the smallest 𝑟DS possible, 𝑊𝐿 of the needs
to be big. Layout area of the switches is significant.
Random mismatch is given by the deviations in the process of fabrication.
It is simulated by the Monte Carlo mismatch simulation. Random mismatch of the
NMOS switches is insignificant as their layout area is big. Random mismatch
of the ladder resistors is crucial.
In R-2R ladder, the resistors have different contribution to the random mis-
match. The biggest contributor is the resistor representing MSB. The mismatch
error is the most evident in the output characteristic of the DAC while input code-
word changes from all bits but MSB switched on to only MSB switched on. While
R-2R ladder was made of minimal area resistors, DNL of the previously mentioned
step was exceeding 1 LSB significantly [4]. The relative sensitivity, which is given
by the architecture of the circuit, is too high [5].
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It is difficult to manufacture very high resolution R-2R DAC, especially to achieve
good monotonicity and low DNL. There are several options how to decrease relative
sensitivity and DNL.
• Segmentation of the MSB is often used to achieve lower DNL and limit re-
quirements to accuracy of used resistors. It is effective to combine linearly
weighted segments and binary weighted R-2R ladder.
• Mismatch sensitivity of resistors used in R-2R DAC depends on position of each
resistor in the R-2R structure. The most sensitive are the resistors at the MSB
side and it is possible to increase layout area of there resistors to improve
matching and reach required DNL keeping the same unit resistor size.
Both above presented techniques can be combined. Segmented DAC with low
number of linearly weighted segments and increased area of most important resistors
is presented as Advanced solution. Segmented DAC with more bits in linearly
weighted section and smaller layout area is presented as Thermometric solution.
For the sake of calculating the layout area, 1 area unit equal to the size of a re-
sistor in the resistor bank is established in this thesis. The technique based on in-
creasing the layout area of the most important bits is ilustrated in Figure 6.6.
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Fig. 6.6: Resistivity of the structures a) - d) is equal. Reistivity of the structure e)
is half compared to a). Layout area of the a) structure is equal to 1 area unit, struc-
ture b) to 2 units, structure c) to 4 units, structure d) to 9 units and e) to 18 units.
Advanced Solution
The solution called advanced is based on both segmenting and increasing layout area
of the resistors. Circuitry is shown in Figure 6.7 and in the appendices, Figure J.2.
MSB (B8) is divided into 2 segments of weight VREF4 . Second most significant bit
(B7) of weight VREF4 has different digital driving compared to the B7 in the original
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R-2R DAC. They are referred to as 3 segments even though one of them is technically
a bit.
Last bit weighted binary is B5, weight of VREF16 . Bits B6, B7 and B8 are not
part of R-2R ladder, they are weighted linearly. For that reason, they are named 6,
7, 8 and 9 in the schematic, not B6 etc. Resistor representing B6 is the size of R,
which is 11.9 KΩ, weight of VREF8 . Resistors representing segments marked as 7, 8,
9 are the size of 𝑅2 , which is 5.95 KΩ, weight of
VREF
4 .
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Fig. 6.7: 9-bit R-2R DAC: Advanced solution. B0-B6 represent digital signals driv-
ing switches of R-2R ladder. 7-9 represent signals driving switches of segmented
bits. B6 is in the linearly weighted section but has a weight of original B6.
During the design process, the number of area units needed to decrease the mis-
match contribution was first estimated, than examined in Monte Carlo mismatch
simulation. In case the estimation wasn’t exact, the area was increased gradually
till the DNL was close to 1 LSB in all steps. Double area of the segment resistor
means 1√2 of the original mismatch contribution [10].
Resistivity of the 3 segments is equal to 𝑅2 . It’s area is 9 times bigger than
the original one: contribution of these segments is one third of the original one.
The resistor structure of one segment is shown in Figure 6.6, case e). Area of the B6
is also 9 times multiplied as shown in Figure 6.6, case d). Area of the first stage
of R-2R ladder – three resistors – was multiplied by 4, case c), Figure 6.6. Including
all the resistors in the resistor bank, it is as big as 94 area units.
Thermometric Solution
The solution called thermometric is also based on both switching the smaller weights
and increasing the area of the resistors. Segmenting is a bit more complicated com-
pared to the Advanced solution (Section 6.3.1). MSB (B8) is divided into four
segments of weight 𝑉REF8 . B7 is divided into two segments of weight
VREF
8 . B6 has
the original weight of VREF8 . Digital driving of all these bits is adjusted and differs
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from the original R-2R. For that reason, 6 segments and B6 are referred to as 7 seg-
ments. Circuitry is presented in Figure 6.8 and in the appendices, Figure J.1.
The layout area of the resistors was also estimated and tuned according to the re-
sults of Monte Carlo mismatch simulation. 7 segments have 4 times bigger layout
area, as shown in 6.6, case c). Area of the first stage of R-2R ladder – three resistors
– was multiplied by 4. Including all the resistors in the resistor bank, it is as big
as 59 area units.
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Fig. 6.8: 9-bit R-2R DAC: Thermometric solution. B0-B5 represent digital signals
driving switches of R-2R ladder. 6-12 represent signals driving switches of segmented
bits.
6.3.2 Digital Driving
If this R-2R DAC was a black box, from the outside, it would be digitally driven ex-
actly the same as the DAC of the original R-2R architecture. For that reason, digital
driving needs to be adjusted internally. There is not a single solution to the question
how to digitally drive 3 or 7 segments.
Mathematically, the advanced solution discussed in 6.3.1 can be described: when
MSB (B8) is switched on and all the other bits are off:
𝑉𝑂𝑈𝑇 =
𝑉𝑅𝐸𝐹
2 . (6.1)
When only B7 is switched on:
𝑉𝑂𝑈𝑇 =
𝑉REF
4 . (6.2)
When both MSB and B7 are switched on:
𝑉REF
2 +
𝑉REF
4 =
3
4𝑉REF . (6.3)
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Weight of one of these segments is 𝑉𝑅𝐸𝐹4 and three of them are needed to substi-
tute for MSB and B7.
Thermometric solution discussed in 6.3.1 can be described: weight of one of the 7
segments is 𝑉𝑅𝐸𝐹8 and seven of them are needed to substitute for MSB, B7 and B6
as
𝑉REF
2 +
𝑉REF
4 +
𝑉REF
8 =
7
8𝑉REF . (6.4)
For 3 segments (advanced solution), driving circuits are smaller and less compli-
cated. They are shown in Figure 6.9. Truth table of the advanced solution is shown
in table 6.1. For the sake of clearness, advanced solution is presented as 7 segments
which are switched in pairs. Segments 12 and 11 have the same driving. So do 10
and 9 and 8 and 7. 6th segment has driving equivalent to original bit 6. Driving
of segments 10 and 9 is equivalent to original bit 8. Two logic gates are needed
to realize driving of the other two pairs of segments.
For 7 segments (thermometric solution), driving circuits are much more complex.
They are shown in Figure 6.9. Truth table of the thermometric solution is shown
in table 6.1. However, this driving requires 6 logic gates. Only driving of segment
9 is equivalent to an original bit 8.
B7
B8
B7
B8
OR
AND
7, 8
7_N, 
8_NINV
11, 12
11_N, 
12_NINV
B6
B7
B8
B7
B8
B7
B8
B6
B7
B8
B6
B7
B8
B6
B7
B8
OR OR
OR
OR
AND AND
AND
AND
6_N
6
INV
7
7_N
INV
8
8_N
INV
10
10_N
INV
11
11_N
INV
12
12_N
INV
Fig. 6.9: Advanced driving (left), Thermometric driving (right). In the real
schematic, inverters are replaced by the sequential circuits slowing down the rising
and falling edge called NOOL circuit.
6.3.3 Comparison of the two solutions
In terms of segmentation and switching, thermometric solution has more segments
and the mismatch compensation is more effective not only for the MSB but also for
the bit B7. Non-linearity error is clearly diminished.
In terms of layout area, thermometric solution is as big as 59 area units and ad-
vanced as big as 94 area units. However, thermometric solution requires 6 logic
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Original Bits Thermometric Driving Advanced Driving
B8 B7 B6 12 11 10 9 8 7 6 12 11 10 9 8 7 6
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1
0 1 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0
0 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1
1 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0
1 0 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1
1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Tab. 6.1: Thermometric and Advanced Driving: Truth table of 3 MSB’s and 7
segments.
gates while thermometric solution only 2. In this implementation, a resistor lay-
out area is equal to 6.8 𝜇m2 and a digital circuit layout area (AND/OR gate)
is equal to 24.8 𝜇m2.
6.8 𝜇m2 · 94 = 639.2 𝜇m2 (6.5)
The layout area of the Advanced solution including digital driving circuits is as big
as 639.2 𝜇2 (Equation 6.5).
6.8 𝜇m2 · 59 + 24.8 𝜇m2 · 6 = 550 𝜇m2 (6.6)
The layout area of the Thermometric solution including digital driving circuits
is as big as 550 𝜇2 (Equation 6.6).
550 𝜇m2
639.2 𝜇m2 · 100 = 86% (6.7)
Layout area of the Thermometric solution is 14% smaller compared to the Ad-
vanced solution as demonstrated in Equation 6.7. If the resistors were comparably
bigger than the digital circuits in terms of layout area, Thermometric solution would
be even more effective.
Now the comparison of DNL and INL in Monte Carlo simulations is another
factor to be compared.
The results of Monte Carlo mismatch simulation shown in the Figure 6.10 val-
idates that maximum DNL of the advanced solution exceeds 1 LSB. DNL could
be diminished if the area of the segments was increased. However, there is no reason
to go this way: the Thermometric solution does not exceed DNL of 1 LSB nor INL
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Fig. 6.10: a) DNL, b) INL. Monte Carlo mismatch simulation, 100 runs, 4 sigma.
Advanced solution: highest DNL is 1.034 LSB, codeword 384; highest INL is 0.504
LSB, codeword 511. Thermometric solution: highest DNL is 0.977 LSB, codeword
384; highest INL is 0.439 LSB, codeword 511.
of 1 LSB and its layout area is 14 % smaller compared to the Advanced solution.
Thermometric solution is to be implemented on the real chip.
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Layout area of the Thermometric solution is smaller, which is also an advantage
as the features of the silicon vary less in the smaller region and the matching after
the fabrication will be even better compared to the Advanced solution.
6.3.4 Current consumption
Current consumption of the DAC is changing rapidly with the input codeword.
The smallest current is needed in case of codewords 0 and 511 as there is the small-
est voltage difference between the output node VDAC and the node where resistors
are switched to – ground in case of codeword 0 and reference voltage in case of code-
word 511.
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Fig. 6.11: Current and voltage in the VREF node changing with the input codeword
of the R-2R DAC. Input codeword 256: 265 µA, 1.20469 V. Input codewords 0
and 511: 30 µA, 1.20498 V.
The biggest current is needed when codeword 256 is converted via DAC. In that
case, system consumes little less current than 8 parallel 11.9 KΩ resistors connected
to the potential of 602.5 mV, which is 456 µA. However, real consumption is lower
as the NMOS switches have bigger resistivity than 0.
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R-2R DAC consumes only up to 1.45 nA from the supply branch (VDDA). OPA
is the main current supplier for the DAC. Most of the current (99 %) is flowing
through the VREF node. If there was an ideal voltage source connected to the VREF
node, voltage would be perfectly constant and only the current would be changing.
However, in case of real voltage source, voltage and current are shown in Figure 6.11.
6.3.5 Settling
When input digital codeword of the DAC changes, output analog value does not
change immediately. In this case, it is examined how fast the output voltage settles
to the desired value with maximum deviation < 1 LSB.
Settling is naturally very fast. The speed theoretically depends only on the out-
put capacitance which is given by the input capacitance of the comparator.
R-2R DAC having the ideal source of reference voltage, input digital codeword
being changed, was simulated and the result can be seen in the appendices in Fig-
ure K.1. This analysis can be compared to the R-2R DAC having a non-ideal source
of reference voltage: LPF and OPA connected to the bandgap voltage. The result
can be seen in the appendices in Figure K.2.
Comparing results in Figure K.1 and Figure K.2 gives an answer to a question
why the whole system has been reversed. Originally, R-2R DAC was also a reused
block [4] and the transfer function of the original DAC was reversed: output value
for code 511 was close to 0 V and output value for code 0 was close to reference
voltage.
Only the case with non-ideal source of reference voltage will be discussed as that
one is to be implemented. Switching of MSB is the most significant change in the sys-
tem and it takes the longest time for the R-2R to settle. In Figure K.2, at 62.5 ns,
187.5 ns, 250 ns and 375 ns, there is a change of 1 MSB. Settling is shown in Table
6.2.
Sim. time [ns] Input Codeword [-] Output Value [V] Settling [ns]
- Original New Original New -
62.5 0 256 1.204 0.6 54.5
187.5 256 511 0.6 0 20
250 511 256 0 0.6 65
375 256 0 0.6 1.204 ∞
Tab. 6.2: Settling of the output value of the DAC after the change of MSB in the in-
put codeword, error band ± 1 LSB. Sim. time stands for simulation time.
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The second change is the most smooth one: output voltage settles in 20 ns.
Fourth change is the worst case: in several corner cases, voltage does not settle
at all. First change is the second smoothest option, voltage settled in 54.5 ns.
An initial change from 1.2 V to 600 mV is preferable to the initial change from
0 V to 600 mV as it is faster to stabilize.
In the actual system, MSB is given extra time for settling as it is evaluated
in 93.75 ns. If voltage reference needs 54.5 ns for settling in the worst case and com-
parator needs 37 ns for switching in the worst case, it makes 91.5 ns. There is still
2.25 ns time reserve.
From the Figure K.2 in the appendices, it is apparent that a change of the output
voltage from the lower to the higher is more problematic than vice versa. In the mode
of full functionality, there is another critical change from codeword 256 to codeword
384, which is the case of the disadvantageous change.
In the Figure K.2, the input codeword is changed in simulation time 562.5 ns
and settling takes 48 ns. This case is considered the second worst case. Settling
of any other codeword takes less time.
Codeword 384 is equal to 110000000. Right evaluation of the MSB is granted
even in the worst case. Crucial is to evaluate a bit B7 (B8 is the MSB) right.
B7 needs to be evaluated in 62.5 ns. The worst case of comparator switching
(37 ns) and settling of the output value of the DAC (48 ns), exceeds 62.5 ns –
it takes 22.5 extra ns to settle. However, the comparator switching will be faster than
the worst case. The worst case is the change from the biggest overdrive in the system
(MSB) to the smallest overdrive in the system (LSB) of the opposite polarity. This
case however is the change from the half of the biggest overdrive to the smallest
overdrive (worst case). For the right functionality, COMP needs to switch in 14.5 ns.
However, this is the possible weakspot of the system as the time reserve in this
case is rather tiny and it may be exceeded in the worst case. Whether the system
is functional will be examined in the top simulation.
6.4 Low Pass Filter
RC Low Pass Filter is needed to filter bandgap noise at high frequencies. Cutoff
frequency should be relatively low. However, Low Pass filter like that requires huge
resistors and capacitors and that is in contradiction with the small layout area
on the chip. Filter was adjusted to be easy to layout and have relatively small
cutoff frequency. If there is a gap in layout, this filter can use a bigger area and fill
in the gap in the geometric shape and have lower cutoff frequency at the same time.
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Fig. 6.12: Schematic of the Low Pass Filter.
Resistor is divided into thirds for the use of testing and post-manufacturing
editing such as metal tune. If lower resistivity and higher cutoff frequency is needed,
it can be done easily by metal tuning. If one of the resistors is corrupted, it is also
possible to fix this problem by metal tune.
The original schematic of the LPF is shown in Figure 6.12. Schematic is quite
simple and small. For that reason, it was not put to the appendices but right here.
Cutoff frequency of this specific filter is computed in Equation 6.8.
𝑓0 =
1
2𝜋𝑅𝐶 =
1
2𝜋.630.103.1.39.10−12 = 181.75 kHz. (6.8)
The magnitude response, the result of the AC analysis, is shown in Figure 6.13.
Cutoff frequency according to this analysis is 181 kHz. However, that is the nominal
simulation. Corner simulation shows that cutoff frequency varies from 100 kHz
to 300 kHz.
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Fig. 6.13: Magnitude response of the Low Pass Filter. 𝑓0 = 181 kHz.
6.5 Operational Amplifier
Operational amplifier in this specific application needs to
• supply output current of 400 µA in less than 40 ns (MSB (B8) case),
• supply output current of 200 µA in less than 18 ns (B7 case),
• cover input DC voltage ∈< 1.15; 1.25 > V (typically 1.205 V),
• cover output DC voltage ∈< 1.15; 1.25 > V (typically 1.205 V),
• consume < 500 µ in extreme case (MSB switching),
• consume < 200 µ typically,
• consume as small area as possible.
In the worst corner case and MSB case in addition, R-2R reacts within 10 ns,
COMP reacts within 37 ns and OPA within 40 ns. MSB is evaluated within 93.75
ns (62.5 + 62.52 ), while analog subblocks evaluate the output value within 87 ns
in the worst corner case.
All bits but MSB are evaluated within 62.5 ns. In the worst case, it is 6 ns
delay in R-2R subblock, 37 ns in case of COMP and thus OPA needs to react within
approximately 18 ns.
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Input DC voltage is given by the bandgap reference, which should be as stable
as possible. Output voltage swing is equal to the input voltage swing as OPA
is a voltage follower.
The architecture of the operational amplifier used in this project was used
in the previous version of the A/D Converter, too [4]. In this specific application,
however, it is a voltage follower. Previously, it was a non-inverting amplifier [4].
Basic dimensioning of this circuit, such as stability requirements (Gain Bandwidth
(GBW), Phase margin (PM), DC gain, Slew Rate (SR) and current consumption)
were already calculated. They were examined mostly by simulations and adjusted
to the new requirements.
6.5.1 Architecture and behavior analysis
Schematic of the OPA is shown in Figure 6.14. Important stages of this structure
are
• folded cascode stage:
input differential amplifier (MDN1N, MDN1P),
cascode transistors (MCP1a, MCP1b),
• class AB amplifier:
simple MOS amplifiers (MOAP, MOAN),
connector (MAN).
Input differential amplifier can be both type N or P, since the reference voltage is
about half the 𝑉DD. N type was chosen.
OPA needs to supply a significant current. However, the current consumption
should stay relatively low while huge output current is not needed. That implies
that the output amplifier in the AB class is the right choice.
The first stage of the amplifier is the folded cascode operational amplifier. More
about the differences between architectures of Miller OTA, CMOS OTA, Folded
cascode and more can be found in [5]. From the application point of view, folded
cascode is typically more stable in terms of phase margin and the gain bandwidth
changes less in corner situations compared to CMOS OTA.
The structure is in balanced state while the gate voltage of the transistors
of the differential pair (MDN1N, MDN1P) is equal – in this specific case, 1.205
V. 𝐼D of these transistors is equal than – it is approximately 20 µA. Current dimen-
sioning is shown in Figure 6.14.
In the current stage (MP1d-e, MCP1a-b, MN3a-b, MAN), there are two PMOS
current sources (MP1d-e) at the top. Each of them supplies the structure with
approximately 30 µA. 20 µA flow into drains of the input differential stage and 10
µA flow through MCP1a and MN3a.
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The current of 30 µA supplied by MP1e is divided into current of 20 µA flow-
ing into MDN1P and 10 µA flowing through MN3b and MAN. Current is divided
between MAN and MN3b. It depends on 𝑉GS of the transistors. Gate voltage
of both of the transistors is given by the voltage reference and it is close to constant.
However, the voltage in the nodes IN_MOAP and IN_MOAN changes along with
the output current, which will be explained later in this chapter. More current flows
through that transistor which has bigger 𝑉GS.
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Fig. 6.14: Architecture of the Operational Amplifier, notable currents.
Functionality of the output amplifier of class AB is intertwined with the voltage
reference and the cascode transistors. Notable voltages are shown in Figure 6.15.
PMOS current source MOAP matches PMOS reference transistor MRP1a, and cas-
code transistors MCP1a-b match reference transistor MRP1b. 𝑉GS of MRP1b
and MCP1a-b is equal, so is 𝑉GS of the transistors MRP1a and MOAP. Figure 6.15
shows how the voltage matching causes the 𝑉GS of the transistors MRP1a and MOAP
not to surpress their 𝑉T keeping them in subtreshold. MOAP is switched on by suf-
ficient gate voltage only if the raise of output current is needed.
Output current sink MOAN is matched with voltage reference transistors MRN2a,
MRN2b is matched with transistor MAN. Philosophy behind this matching is the same
as the philosophy behind matching of the PMOS voltage references, cascode tran-
sistors and MOAP transistor.
MOAP and MOAN are also proportional. As KP of the PMOS transistor is ap-
proximately 4 times smaller than KP of PMOS, this difference is compensated via
4 times bigger 𝑊
𝐿
of the PMOS transistor. For the same voltage drops of the nodes
IN_MOAP and IN_MOAN, change of the output current is corresponding. How-
ever, the fabrication process of PMOS and NMOS is different and the designer can
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not rely on matching of these devices.
OPA is a buffer which is supposed to supply stable voltage even though the out-
put resistive load changes. Different resistive load requires a different current in or-
der to keep the reference voltage constant. The biggest change in the load is while
MSB is swiched from 0 to 1 in the first step of the SAR algorithm. Current differ-
ence is about 400 µA. What happens in the OPA?
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Fig. 6.15: Architecture of the Operational Amplifier, notable voltages.
Output voltage is dropping as more current is needed. So is the voltage in the nodes
IN_MOAN and IN_MOAP thanks to the negative feedback.
If the output current is to be increased, MOAP needs to supply more current
and MOAN – current sink – needs to consume far less. MOAP needs to be switched
into the saturation region and MOAN deeper into the linear region. If the output
current is to be decreased, MOAP transistor is switched off and MOAN is switched
into the saturation region to consume the superfluous current.
When the input gate voltage of MDN1N (negative input) drops its 𝐼D decreases
nearly to the 0. Almost all of the current of 40 µA required by MN2b is flow-
ing through MDN1P. MP1e supplies stable current of 30 µA for MDN1P, MCP1b,
MAN and MN3b. However, MDN1P requires 40 µA. The current of MCP1b, MAN
and MN3b drops.
Input of the AB class amplifier operated in voltage mode and thus the downturn
of nodes IN_MOAP and IN_MOAN is the crucial change in the system. In reaction
to the change of voltage, 𝑉GS of MCP1b is droped and so is its current. At the same
time, 𝑉GS of MAN is increased and so is its current MAN.
This system is forced to find a new stable bias point where input voltage of both
INP and INN would be equal. MOAP current increases significantly and reference
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voltage increases. Most of the currents return to their original value. Not the MAN
and MCP1b values though, as IN_MOAN and IN_MOAP voltages changed and re-
main constant for the specific output resistive load.
6.5.2 Stability Analysis
For this application, the stability is very crucial as the output resistive load is chang-
ing and causes oscilations at the input as there is the negative feedback connecting
output and the input of OPA. Typically, gain bandwidth of the used OPA is 10
MHz, DC gain is 78 dB and Phase margin is 100 degrees. Results of the nominal
state are shown in Figure 6.16.
Corner analysis results are shown in the appendices in Figure M.1 and Fig-
ure M.2. The worst cases are these: GBW of 6 MHz, DC gain of 68 dB and phase
margin of 80 degrees.
The simulation was performed using well-known configuration with AC killer
in the negative feedback. More about this topic can be found in [3] or [4].
6.5.3 Transient Analysis
OPA is the buffer of the reference voltage supplied by bandgap voltage reference
and filtered by LPF. OPA needs to react to the changes of output resistive load
and stabilize the reference voltage as fast as possible to provide right voltage to be com-
pared with the voltage of Sample and Hold circuit at the inputs of the comparator.
Corner case of this simulation is shown in the appendices in Figure M.3.
6.5.4 Current Consumption
Current consumption was examined via DC simulation, configuration including R2R,
OPA, input digital codeword ∈< 0; 511 >. Figure 6.18 shows that current consump-
tion of the OPA (supplied from the VDDA node) is always 107.7 µA higher than
the one of DAC (supplied from the VREF node). 107.7 µA is the current con-
sumption of all OPA stages besides output stage (MOAP, MOAN). Including this
stage, top current consumption of both OPA and DAC is 375.6 µA (codeword 256)
and 156.9 µA (codewords 0 and 511).
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Fig. 6.16: AC analysis: a) magnitude, b) phase. GBW = 10 MHz, DC gain = 78 dB,
PM = 100 deg.
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TLUA_SAR_ZP:sim_ADC_OPA_tran:1 : TLUA_SAR_ZP sim_ADC_OPA_tran schematic 17:33:59  Fri Apr 29 2016
Transient Response Fri Apr 22 12:22:54 2016
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Fig. 6.17: Reference voltage stabilized by OPA. Output resistive load is changing
as the SAR algorithm proceeds.
TLUA_SAR_ZP sim_ADC_OPA schematic 14:54:30  Thu May 5 2016
DC Response Thu May 5 12:27:18 2016
 /I31/VREF  267.8908uA
 /I33/VDDA  375.6332uA
I (
uA
)
20.0
60.0
100.0
140.0
180.0
220.0
260.0
300.0
340.0
380.0
400.0
Name Vis V1
var_VIN
0.0 50.0 100.0 150.0 200.0 250.0 300.0 350.0 400.0 450.0 500.0 550.0
245.54339
267.8908uA
375.6332uA
V1
Markers
V1
x 245.5434
/I31/VREF 267.8908uA
/I33/VDDA 375.6332uA
Printed on 
by fg6xmq
Page 1 of 1
Fig. 6.18: The Current of OPA is supplied from the VDDA node and the current
of DAC is supplied from the VREF node. Maximum current supplied from VDDA
is 375.6 µA, minimum current is 156.9 µA.
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7 VERIFICATION OF THE A/D CONVERTER
This chapter is focused on evaluation of the parameters of the A/D Converter
via simulations in the Cadence Virtuoso.
As all the subblocks, including digital SA Register, are now functioning as a sys-
tem, there is no point in verification via DC simulations as the dynamic behavior
is crucial for the functionality of the system. Functionality is examined by transient
simulations.
7.1 A Single Conversion
A single conversion lasts 750 ns, 12 sampling periods of the SA Register. For the sake
of clarity, there is an example of the evaluation of an output codeword shown in Fig-
ure 7.1. The input voltage is 0 and so is the output codeword.
TLUA_SAR_ZP sim_ADC_9b_complete schematic 11:47:42  Fri May 6 2016
Transient Response Fri May 6 11:45:26 2016
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Fig. 7.1: A detail of the SAR Algorithm. Input value 0 V, output codeword 0.
Figure 7.1 shows the clock signal, output voltage of the R-2R D/A Converter
and the output digital codeword converted back to the analog value by the ideal
D/A Converter. Conversion period starts with the rising edge of the clock at the time
of 0 ns. Evaluation of the MSB starts at 31.25 ns, with the falling edge of the clock.
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Whether MSB is 1 or 0 is evaluated at 125 ns. Every following bit is evaluated within
62.5 ns. There are two extra clock cycles after the evaluation of the B0 for the sake
of settling. However, this precaution was considered unnecessary and the SAR al-
gorithm will be altered by the digital designer.
7.2 Full-scale verification
Ramp signal lasting 5.76 ms starting at 0 V and ending at 1.205 V is at the input
of an ideal Sample and Hold circuit. It is sampled every 750 ns – that is the period
of the conversion of the ADC. Each sample is converted into a code word by the ADC.
7680 conversions were done, which means 15 per codeword (7680512 ). The analog sample
is 156 µV higher in each step.
Each input analog value is evaluated by the ADC. After these simulations,
discrete input analog values and digital codewords corresponding to these values
are evaluated. Digital codewords increasing with the input analog value are shown
in Figure 7.2. Details of the conversion of the first codewords are shown in Figure
7.3.
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Fig. 7.2: Output codes of the A/D Converter. Transient simulation, input signal
range ∈< 0; 1.205 > V.
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Window 21 16:19:50  Mon May 2 2016
Transient Analysis `tran': time = (0 s -> 5.76 ms)
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Fig. 7.3: Example of the conversion of codewords 0 and 1. The first signal is the out-
put of the R-2R DAC (and positive input of the COMP). The second signal is the ref-
erence voltage of the R-2R DAC (output of OPA). The third signal is the output
of the COMP. The fourth signal is digital bus signals converted into decimal code-
words.
The result of the simulation described in foregoing paragraphs is the transfer
function of the ADC as was shown in Chapter 1. However, it is impossible to evaluate
INL, DNL and the other errors of the A/D Converter without mathematical analysis
– in this case performed in Microsoft Excel. Results of the DNL and INL analyses
are shown in Figure 7.4.
The highest DNL was measured at the border of codewords and 447 (110111111)
and 448 (111000000). The second highest was measured at the border of codewords
383 (101111111) and 384 (110000000). It is the evaluation of B7 and B6 that
is problematic. It is the settling of the reference voltage in fact.
While B7 is being evaluated (within 62.5 ns), there is an interval during which
the reference voltage is lower than the value of 1.205 V. Comparator evaluates B7
as 1, however, as the reference voltage settles to the 1.205 V, comparator evaluates
B7 as 0 – which is correct. If the settling is too slow and the switching of the output
value of the comparator is not fast enough, the error occurs. Settling of the reference
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voltage and the output voltage of the R-2R DAC was discussed in Chapter 6.3.5.
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Fig. 7.4: a) DNL and b) INL of the ADC. Results of the nominal simulation. Highest
DNL is 0.73 LSB, codeword 448. Highest INL is 0.55 LSB, codeword 448.
In fact, the DNL at the codewords 384 (0.6 LSB) and 448 (0.73 LSB) is quite
immense. The probability of exceeding the DNL of 1 LSB in corner situation is high.
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8 CONCLUSION
In the master thesis, the architectures of the well-known and widely used A/D con-
verters were described and the most suitable one for the application was cho-
sen. It is the Successive Approximation architecture. The conclusion is described
in Chapter 3.6.
Very important parameter of this integrated circuit is its layout area. In order
to make it smaller, the necessity of S&H circuit was discussed. Matlab analysis
shows the consequences of omitting S&H. The results of the analysis were more op-
timistic than expected. Matlab codes were checked by the engineers in the company
of ON Semiconductor and no mistake was found. However, the results were not con-
sidered trustworthy enough and the circuit will be fabricated including S&H circuit,
which can be switched off.
The design phase of the A/D Converter started in January of 2016. The top ar-
chitecture and the architecture of all the blocks is shown in Chapter 6. The blocks
were designed and characterised one by one. In the middle of April, the ADC was com-
posed and the top simulations initiated.
A top simulation documented in Chapter 7 shows that ADC is functional in these
conditions: temperature of 27 °C, supply voltage of 3.3 V. These conditions are re-
ferred to as nominal. The verification of the functionality in corner situations was
prolonged due to technical trouble. In the second week of May, it came out that
especially in the corners of high temperature (150 °C) the DNL exceeds the required
maximum: 1 LSB.
From the simulation it is apparent that the problem is settling of the reference
voltage and thus the settling of the output voltage of the DAC. This potential trouble
was mentioned in Chapter 6.3.
This problem has several possible solutions. The first one is to accelerate the set-
tling of the reference voltage by accelerating the Operational amplifier discussed
in Chapter 6.5. The second one is to accelerate the Comparator discussed in Chap-
ter 6.2.
Change of the digital algorithm is also an option. There is an extra time for eval-
uation of MSB (B8). B7 and B6 could also be given extra time for evaluation. Time
for the evaluation of the lower bits is sufficient. And finally, to increase the resistivity
of the resistors in R-2R DAC is also an option. The current flowing into the input
node of DAC would be decreased and the settling quickened.
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LIST OF SYMBOLS, PHYSICAL CONSTANTS
AND ABBREVIATIONS
A/D Analog-to-Digital
ADC Analog-to-Digital Converter
COMP Comparator
D/A Digital-to-Analog
DAC Digital-to-Analog Converter
𝐹s sampling frequency
IN_MOAP Input node of the MOAP transistor
IN_MOAN Input node of the MOAN transistor
LPF Low Pass Filter
LSB Least significant bit
MAN MOS transistor - amplifier - N type
MCPnz MOS transistor - cascode - P type - 𝑛th - a-z
MDNnN MOS transistor - differential pair - N type - 𝑛th - negative input
MDNnP MOS transistor - differential pair - N type - 𝑛nt - positive input
MNna-z MOS transistor - N type - 𝑛nd - a-z
MOAN MOS transistor - output amplifier - N type
MOAP MOS transistor - output amplifier - P type
MPna-z MOS transistor - P type - 𝑛th - a-z
MRNna-z MOS transistor - reference - N type - 𝑛th - a-z
MRPna-b MOS transistor - reference - P type - 𝑛th - a-z
MSB Most significant bit
MSN MOS transistor - switch - N type
OPA Operational amplifier
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R-2R DAC R-2R D/A Converter
SAR Successive Approximation Register
S&H Sample and Hold
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A SCRIPT PERFORMING PHASE SWEEP ANAL-
YSIS
% Phase sweep analysis
clear all; clc;
phase = 0:45; % 46 points
% vectors to contain data for every phase
% aSH normalized amplitude of +SH, aW normalized am of -SH
% eSHr relative error of +SH, eWr relative error of -SH
aSHdata = zeros(46,1); % 46 points..., one per phase including 0
aWdata = zeros(46,1);
eSHrdata = zeros(46,1);
eWrdata = zeros(46,1);
fIN = 50e3; % frequency of the input signal is 50 kHz
for p = 0:45
[ aSH, aW, eSHr, eWr ] = SARconverter( p, 0, fIN, 0.6, 0.6, 16e6);
% input: phase[degrees], phase to show, fIN, amplitude, shift
aSHdata(p+1) = aSH;
aWdata(p+1) = aW;
eSHrdata(p+1) = eSHr;
eWrdata(p+1) = eWr;
end
% Figure of normalized frequency dependence on phase
% figure;
% subplot(1,2,[1 2]) % two plots in one
% plot(phase, aSHdata, phase, aWdata)
% title(’Amplitude of the first harmonic’)
% xlabel(’phase [deg]’); ylabel(’Normalized Magnitude [-]’);
% legend(’With S&H’,’Without S&H’)
% grid on
% Figure of relative error dependence on phase
figure;
subplot(1,2,[1 2]) % two plots in one
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plot(phase, eSHrdata, phase, eWrdata)
%title(’Relative error of the first harmonic’)
xlabel(’phase [deg]’); ylabel(’Relative error [%]’);
legend(’With S&H’,’Without S&H’)
grid on
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B SCRIPT PERFORMINGAMPLITUDE SWEEP
ANALYSIS
% Amplitude of the input signal sweep analysis
clear all; clc;
% vectors to keep the data for all amplitudes
eSHrdata = zeros(31,1);
eWrdata = zeros(31,1);
fIN = 50e3; % frequency of the signal is 50 kHz
for a = 0:30
[ aSH, aW, eSHr, eWr ] = ...
SARconverter( 0, 1, fIN, 0.6 - a/100, 0.6 - a/100, 16e6);
% SARconv(phase, no picture, fIN, amplitude, shift)
eSHrdata(a+1) = eSHr;
eWrdata(a+1) = eWr;
end
% amplitude vector changing from 0.6 to 0.3
amplitude = 0.6 - (0:30)/100;
figure;
subplot(1,2,[1 2]) % two plots in one
plot(amplitude, eSHrdata, amplitude, eWrdata)
%title(’Relative error of the first harmonic’)
xlabel(’Amplitude [V]’); ylabel(’Relative error [%]’);
legend(’With S&H’,’Without S&H’)
grid on
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C HEADOF THE FUNCTION SARCONVERTER
function [ aSH, aW , eSHr, eWr ] = SARconverter( p, s, f_VIN, A, shift, FsW)
% SAR Converter: Emulated function of SAR converter with/without S&H
% p... phase of the signal in degrees
% s... which phase in degrees is shown in figures
% f_VIN... frequency of the input signal
% A... amplitude of the first harmonic of the input signal
% shift... shift of the input signal
% aSH... amplitude of the first harmonic, with S&H
% aW... amplitude of the first harmonic, without S&H
% eSHr... relative error of the amplitude of 1st harmonic, with S&H
% eWr... relative error of the amplitude of 1st harmonic, without S&H
% FsW... sampling frequency of the SAR register - without S&H
vref = 1.2; % reference voltage (bandgap) 1.2 V
%_
77
D FUNCTION SARCONVERTER, SAMPLE AND
HOLD PART
% WITH SAMPLE AND HOLD CIRCUIT
FsSH = FsW/8; % Sampling frequency
TsSH = 1/FsSH; % Sampling period
LSH = floor( 4*FsSH / f_VIN ); % Length of signal in samples, 5 half periods
tSH = (0:LSH-1)*TsSH; % Time vector
% INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL
x = A * sin( 2 * pi * f_VIN * tSH + p * (2*pi)/360 ) + shift;
% INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL
% CONVERSION BLOCK CONVERSION BLOCK CONVERSION BLOCK CONVERSION BLOCK
y = ones(LSH,1)’; % output vector
xg = zeros(LSH,8); % vector of groups of original samples 8
% forming of the groups of samples before a/d conversion
a=1;b=8; %8
for i = 1:LSH
xg(i,:) = x(i);
a=a+8;
b=b+8;
end
for i = 1:LSH
cw = ad_conversion( vref, xg(i,:) ); % code word evaluation
y(i) = da_conversion( cw, vref ); % back to analog for FFT
end
% FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1
% signal after sampling and a/d conversion d/a converted again
if(p==s) % if phase equals indicator, show picture
%subplot(3,2,1);
figure;
scatter(tSH, y) % only the points, no baseline, no stem style
grid on;
%title(’Signal processed by SAR converter ideally D/A converted, S&H Fs = 2 MHz’)
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xlabel(’-> time [s]’); ylabel(’-> V [V]’);
end
% FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1
% END OF CONVERSION BLOCK END OF CONVERSION BLOCK END OF CONVERSION BLOCK
Y = fft(y);
% MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE
P2 = abs(Y/LSH); % double-sided FFT
P1 = P2(1:LSH/2+1); % single sided FFT
P1(2:end-1) = 2*P1(2:end-1); % single sided FFT with double values
fSH = FsSH*(0:(LSH/2))/LSH; % frequency vector
% MAGNITUDE OF THE FIRST HARMONIC MAGNITUDE OF THE FIRST HARMONIC
for i=2:length(P1) % DC not needed - start from 2
if( P1(i) > ( 0.75 * A ) ) % if P1(i) bigger than 75% of A
aSH = P1(i)/A; % count normalized value
eSHr = 100 * ( P1(i) - A ) / A; % count relative error
break; % no need to search for another
end
end
% MAGNITUDE OF THE FIRST HARMONIC MAGNITUDE OF THE FIRST HARMONIC
% FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2
if(p==s) % if phase equals indicator, show picture
%subplot(3,2,3);
figure;
h = stem(fSH,P1);
ha = get(h,’Baseline’);
set(ha,’Visible’,’off’)
set(gca,’yscal’,’log’) % logarithmic y axis
%semilogy(fSH,P1,’o’)
grid on
xlabel(’f [Hz]’)
ylabel(’Magnitude [V]’)
%title(’Single-Sided Amplitude Spectrum of X(t)’)
end
% FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2
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% MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE
% PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE
Ph2 = unwrap(angle(Y/LSH)); % double-sided phase spectrum
Ph1 = Ph2(1:LSH/2+1);
Ph1(2:end-1) = 2*Ph1(2:end-1);
% FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3
if(p==s) % if phase equals indicator, show picture
%subplot(3,2,5);
figure;
stem(fSH,Ph1*180/pi)
xlabel(’f [Hz]’)
ylabel(’Phase [Deg]’)
%title(’Single-Sided Phase Spectrum of X(t)’)
grid on
end
% FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3
% PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE
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E FUNCTION SARCONVERTER, WITHOUT
SAMPLE AND HOLD PART
% WITHOUT SAMPLE AND HOLD CIRCUIT
TsW = 1/FsW; % Sampling period
LW = floor( 4*FsW / f_VIN ); % Length of signal - 5 periods
tW = (0:LW-1)*TsW; % Time vector
% INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL
xW = A * sin( 2 * pi * f_VIN * tW + p * (2*pi)/360 ) + shift;
% INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL
LW = floor(LW/8); % after sampling, it will bee the same as LSH 8
% CONVERSION BLOCK CONVERSION BLOCK CONVERSION BLOCK CONVERSION BLOCK
yW = ones(LW,1)’; % output vector
xgW = zeros(LW,8); % vector of groups of original samples 8
% forming of the groups of samples before a/d conversion
a=1;b=8; %8
for i = 1:LW
xgW(i,:) = xW(a:b);
a=a+8;
b=b+8;
end
% a/d conversion itself using groups
for i = 1:LW
cwW = ad_conversion( vref, xgW(i,:));
yW(i) = da_conversion(cwW, vref); % back to analog
end
% FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1
% signal after sampling and a/d conversion d/a converted again
if(p==s)
%subplot(3,2,2);
figure;
scatter(tSH, yW); %time domain equals the one with SH now
grid on;
%title(’Signal processed by SAR converter ideally D/A converted, no S&H’)
xlabel(’-> time [s]’); ylabel(’-> V [V]’);
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end
% FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1 FIGURE 1
% END OF CONVERSION BLOCK END OF CONVERSION BLOCK END OF CONVERSION BLOCK
YW = fft(yW);
% MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE
P2W = abs(YW/LW); % creating of single-sided spectrum
P1W = P2W(1:LW/2+1);
P1W(2:end-1) = 2*P1W(2:end-1);
% MAGNITUDE OF THE FIRST HARMONIC MAGNITUDE OF THE FIRST HARMONIC
for i=2:length(P1W)
if( P1W(i) > 0.75*A)
aW = P1W(i)/A; % normalized
eWr = 100 * ( ( P1W(i) - A ) / A); % relative error
break;
end
end
% MAGNITUDE OF THE FIRST HARMONIC MAGNITUDE OF THE FIRST HARMONIC
% FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2
if(p==s) % if phase equals indicator, show picture
%subplot(3,2,4);
figure;
h = stem(fSH,P1W); % fSH now equals fW after sampling
hb = get(h,’Baseline’);
set(hb,’Visible’,’off’)
set(gca,’yscal’,’log’)
grid on
%title(’Single-Sided Amplitude Spectrum of X(t)’)
xlabel(’f [Hz]’)
ylabel(’Magnitude [V]’)
end
% FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2 FIGURE 2
% MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE MAGNITUDE
% PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE
Ph2W = unwrap(angle(YW/LW)); % double-sided spectrum
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Ph1W = Ph2W(1:LW/2+1);
Ph1W(2:end-1) = 2*Ph1W(2:end-1); % single-sided spectrum
% FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3
if(p==s) % if phase equals indicator, show picture
%subplot(3,2,6);
figure;
stem(fSH,Ph1W*180/pi)
%title(’Single-Sided Phase Spectrum of X(t)’)
xlabel(’f [Hz]’)
ylabel(’Phase [Deg]’)
grid on
s = 1000; % in next repetition, no picture printed
end
% FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3 FIGURE 3
% PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE PHASE
end
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F FUNCTION AD_CONVERSION
function [ cw ] = ad_conversion( vref, vin)
%CONVERSION emulated successive approximation converter without SaH
% Input arguments:
% Reference voltage
% Input voltage
% sh == 1 => vin constant value, sh == 0 => vin changing values
% Output arguments:
% codeword in bits
cw = zeros(1,8); % codeword vector 8
cw(1) = 1; % MSB set to 1
% comparator block
for i = 1:8 %8
% output voltage of d/a converter converted into analog value
vda = da_conversion( cw, vref );
% if sh = 0, vin changes a bit every at every comparison
% implementation of the comparator follows
if ( vin(i) >= vda ) % input voltage larger than vda
if( i <= 7 ) % if we have 7 bits or less
% current MSB kept at 1
cw(i+1) = 1; % next MSB set to 1
end
% vda larger than input voltage
else cw(i) = 0; % current MSB set to zero (not to exceed)
if( i <= 7 ) % if we have 7 bits or less
cw(i+1) = 1; % next MSB set to 1
end
end
end
end
% every 62.5 ns SAR computes 1 bit. During that time, signal changes,
% because there is no Sample and hold
84
G FUNCTION DA_CONVERSION
function [ vda ] = da_conversion( cw, vref )
%D/A conversion, converts code word into analog value
% very simple function, used only to shorten the code
vda = 0;
for i=1:8
vda = vda + cw(i) * vref/2^i;
end
end
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H SCHEMATIC OF THE COMPARATOR
Fig. H.1: Schematic of the Comparator described in chapter 6.2.
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I CORNER SIMULATIONS OF THE COMP
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Fig. I.1: DC simulation: Systematic offset. Systematic offset ∈< −0.1, 0.6 > mV.
More information about systematic offset can be found in Section 6.2.3.
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Fig. I.2: Transient simulation: Reaction to the overdrive of 1 LSB. Rising edge,
worst case: 36 ns. Falling edge, worst case: 37 ns. More information can be found
in Section 6.2.2.
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J SCHEMATIC OF THE R-2R DAC
Fig. J.1: Schematic of the R-2R DAC, Thermometric solution described in 6.3.1.
89
Fig. J.2: Schematic of the R-2R DAC, Advanced solution described in 6.3.1.
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K CORNER SIMULATIONS OF THE R-2R DAC
TLU
A_S
AR_
ZP:
sim
_AD
C_t
her
mom
ete
r_t
ran
:1 
: T
LUA
_SA
R_Z
P s
im_
ADC
_th
erm
ome
ter
_tr
an 
sch
ema
ti
c
17:
38
:32
  
Fr
i 
Apr
 2
9 2
01
6
Tr
an
si
en
t 
Re
sp
on
se
We
d 
Ap
r 
20
 1
4:
25
:5
0 
20
16
/V
DA
C
V (V)
0.5
5
0.60.6
5
0.70.7
5
0.80.8
5
0.90.9
5
1.01.0
5
1.11.1
5
1.21.2
5
Na
me
Vis
Co
rne
r
tim
e (
ns)
0.0
50
.0
10
0.0
15
0.0
20
0.0
25
0.0
30
0.0
35
0.0
40
0.0
45
0.0
50
0.0
55
0.0
60
0.0
65
0.0
Pri
nte
d o
n 
by 
fg6
xmq
Pag
e 
1 o
f 
1
Fig. K.1: Output voltage of the R-2R DAC. Worst case delay MSB (B8): 9.5 ns.
Worst case settling B7: 6.9 ns. Voltage source supplying 𝑉REF is ideal. The load
is the non-ideal Comparator described in 6.2.
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Fig. K.2: Output voltage of the R-2R DAC. Worst case settling (MSB (B8)): 54.5 ns.
Worst case settling (B7): 48 ns. Voltage source supplying 𝑉REF is OPA described
in 6.5. The load is the non-ideal Comparator described in 6.2.
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L SCHEMATIC OF THE OPA
Fig. L.1: Schematic of the Operational Amplifier described in Chapter 6.5.
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M CORNER SIMULATIONS OF THE OPA
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Fig. M.1: Frequency response, magnitude. DC gain ∈< 68; 98 > dB,
GBW ∈< 6; 20 > MHz.
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Fig. M.2: Frequency response, phase. Smallest Phase Margin PM = 80°.
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Fig. M.3: Course of the reference voltage of the DAC, output voltage of OPA de-
scribed in Chapter 6.5.
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